Regviz

Cypress Semiconductor /psoc63 /SRSS /PWR_TRIM_BODOVP_CTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_TRIM_BODOVP_CTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/SRSS/PWR_TRIM_BODOVP_CTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0HVPORBOD_TRIPSEL 0HVPORBOD_OFSTRIM 0HVPORBOD_ITRIM 0LVPORBOD_TRIPSEL 0LVPORBOD_OFSTRIM 0LVPORBOD_ITRIM

Description

BOD/OVP Trim Register

Fields

HVPORBOD_TRIPSEL

HVPORBOD trip point selection. Monitors vddd. This register is only reset by XRES/POR/BOD/OVP/HIBERNATE.
HVPORBOD_OFSTRIM

HVPORBOD offset trim. This register is only reset by XRES/POR/BOD/OVP/HIBERNATE.
HVPORBOD_ITRIM

HVPORBOD current trim. This register is only reset by XRES/POR/BOD/OVP/HIBERNATE.
LVPORBOD_TRIPSEL

LVPORBOD trip point selection. Monitors vccd. This register is only reset by XRES/POR/BOD/OVP/HIBERNATE.
LVPORBOD_OFSTRIM

LVPORBOD offset trim. This register is only reset by XRES/POR/BOD/OVP/HIBERNATE.
LVPORBOD_ITRIM

LVPORBOD current trim. This register is only reset by XRES/POR/BOD/OVP/HIBERNATE.

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data